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VARIABLE SCALING FOR COMPUTING 
ELEMENTS 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
This invention was made with Government support under 
Contract/Grant No. F30602-02-2-0124, awarded by the 
Defense Advanced Research Projects Agency (DARPA) and 
the United States Air Force. The Government has certain 10 
rights in this invention. 
2 
element output with a probability of correctness based upon 
the significance of the associated unit output. 
Other systems, apparatus, methods, features, and advan-
tages of the present disclosure will be or become apparent to 
one with skill in the art upon examination of the following 
drawings and detailed description. It is intended that all such 
additional systems, apparatus, methods, features, and advan-
tages be included within this description, be within the scope 
of the present disclosure, and be protected by the accompa-
nying claims. 
BRIEF DESCRIPTION OF THE DRAWINGS 
CROSS-REFERENCE TO RELATED 
APPLICATION 
15 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components in 
the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference 
This application is related to copending U.S. Provisional 
Application entitled "VARIABLE SCALING FOR COM-
PUTING ELEMENTS" Ser. No. 60/890,376, filed on Feb. 
16, 2007, which is entirely incorporated herein by reference. 
This application also claims priority to, and the benefit of, 
PCT Application No. PCT/US2008/54084 entitled, "VARI-
ABLE SCALING FOR COMPUTING ELEMENTS," filed 
on Feb. 15, 2008, which is entirely incorporated herein by 
reference. 
20 numerals designate corresponding parts throughout the sev-
eral views. 
FIG. 1 is an illustration of a computing unit; 
FIG. 2 is an illustration of the computing unit of FIG. 1 
using probabilistic computing elements to implement a 
25 ripple-carry adder according to an embodiment of the present 
invention; 
BACKGROUND FIG. 3 illustrates a conventional voltage distribution forthe 
computing elements of FIG. 2 according to an embodiment of 
the present invention; 
FIG. 4 illustrates a standard probability distribution forthe 
computing elements 220 of FIG. 2 according to an embodi-
ment of the present invention; 
The advancement of automated computation faces a fun-
damental problem: energy consumption. The most funda- 30 
mental building block of binary computation is a switch, a 
device which models the state of a system as "O" or" 1 ". Each 
time a computation is performed by a computing unit, 
switches transition and store a new state consuming energy 
and generating heat. Many applications making computa-
tions operate under a finite amount of available energy or have 
FIG. 5 illustrates a voltage distribution for the computing 
elements of FIG. 2 based upon linear variable scaling accord-
35 ing to an embodiment of the present invention; 
a finite limit on the amount of heat that can be dissipated. 
Thus, improving energy efficiency of computing units while 
maintaining or improving computational integrity is an 
industry-wide concern. 
SUMMARY 
40 
Embodiments of the present disclosure methods and sys-
tems related to digital authentication using digitally signed 45 
images. 
Briefly described, one embodiment, among others, com-
prises a method. The method comprising: receiving a plural-
ity of computing resource levels; and providing one of the 
plurality of computing resource levels to each of a plurality of 50 
computing elements, each computing element having an 
associated output, the provided voltage level based upon 
associated output significance. 
Another embodiment, among others, comprises a compu-
tational system. The computational system comprising a 55 
computing unit configured to: receive a plurality of comput-
ing resource levels; and provide one of the plurality of com-
puting resource levels to each of a plurality of computing 
elements, each computing element having an associated out-
put, the provided computing resource level based upon asso- 60 
ciated output significance. 
Another embodiment, among others, comprises a comput-
ing unit. The computing unit, comprising: a plurality of unit 
outputs, each unit output having a corresponding signifi-
cance; and a plurality of computing elements, each comput- 65 
ing element associated with one of the plurality of unit out-
puts, each computing element configured to provide an 
FIG. 6 illustrates a voltage distribution for the computing 
elements of FIG. 2 based upon geometric variable scaling 
according to an embodiment of the present invention; 
FIG. 7 illustrates a probability distribution for probabilistic 
computing elements of FIG. 2 based upon linear variable 
scaling according to an embodiment of the present invention; 
FIG. 8 illustrates a probability distribution for probabilistic 
computing elements of FIG. 2 based upon geometric variable 
scaling according to an embodiment of the present invention; 
FIG. 9 is an illustration of the computing unit of FIG. 1 
using probabilistic computing elements to implement a 
ripple-carry adder according to another embodiment of the 
present invention; 
FIG. 10 is a graphical representation of the relationship 
between supplied energy and signal-to-noise ratio (SNR) 
gains for the ripple-carry adder of FIG. 9 according to an 
embodiment of the present invention; 
FIG. 11 is an illustration of the computing unit of FIG. 1 
using probabilistic computing elements to implement an 
array multiplier according to an embodiment of the present 
invention; 
FIG. 12 is a graphical representation of the relationship 
between supplied energy and signal-to-noise ratio (SNR) 
gains for the array multiplier of FIG. 11 according to an 
embodiment of the present invention. 
DETAILED DESCRIPTION 
Disclosed herein are various embodiments of methods and 
systems related to variable scaling for computing elements. 
Reference will now be made in detail to the description of the 
US 8,316,249 B2 
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embodiments as illustrated in the drawings, wherein like ref-
erence numbers indicate like parts throughout the several 
views. 
One solution to the energy efficiency problem is scaling 
down the amount of energy supplied to a network of switches 
via a supply voltage. Using this method, a fundamental lower 
limit on the amount of energy per switching step can be 
determined. However, this fundamental limit is based upon 
the assumption that the switch is deterministic or that the state 
of the switch will always be correct (i.e., the probability of 
correctness is unity, p=l). Operation at a reduced voltage 
level affects the output correctness with a probability p. Thus, 
previously reliable computing constructs using a lower sup-
ply voltage produce errors that result from increased critical 
path delay. In some situations, energy may be reduced by 
supplying gates in sub-circuits that do not lie on the critical 
path of a computing circuit with lower supply voltages. The 
lower supply voltage to the sub-circuit will increase the 
propagation delay; however, this delay may be acceptable up 
to the critical path delay. Therefore, energy savings may be 
possible if errors resulting from the reduced voltage can be 
tolerated. 
In some applications, propagation delay errors may be 
removed through error correction in a collection of tech-
niques named algorithmic noise-tolerance (ANT). Differ-
ence-based and prediction-based error correction approaches 
and adaptive error cancellation (AEC) may be employed 
using techniques similar to echo cancellation. Reduced pre-
cision redundancy (RPR) may also be used to eliminate 
propagation delay errors with no degradation to the signal-
to-noise ratio (SNR) of the computed output. 
Energy reduction for reliable computing may also be 
achieved by providing multiple supply voltages to computing 
units. Additional energy savings are possible by addressing 
the supplies of computing elements associated with indi-
vidual bits and utilizing the error reduction techniques that 
result.Using probabilistic switches in computing units allows 
for energy reduction while improving SNR of the computed 
output. 
A probabilistic switch may be constructed where the state 
of the switch is only correct with a certain probability as 
disclosed in "Energy Aware Computing through Probabilistic 
Switching: A Study of Limits," K. Palem, IEEE Trans. on 
Computers, vol. 546, issue 9, pp. 1123-1137, September 
2005, which is hereby incorporated by reference in its 
entirety. Such probabilistic switches can be used to produce a 
probabilistic bit (PBIT). In computing units using probabilis-
tic switches, a linear decrease in the probability of correctness 
4 
units such as M-bit adders and multipliers. An output array of 
M probabilistic bits (PBITs) can be formed where each output 
bit is correct with a probability of p. Bit biasing can provide a 
way to correct or limit the magnitude of bit errors produced by 
the PBIT array. In one embodiment, bit biasing scales the 
energy supplied to the computing elements associated with 
each output bit by a varying amount based upon the signifi-
cance of the output bit. The least significant bit (LSB) of a 
logic unit may have exponentially less impact on the magni-
10 tude of the result, thus the computing unit may tolerate a 
lower probability of correctness in the LSB. This may allow a 
lower supply voltage to be provided to the computing ele-
ments associated with the LSB, resulting in energy savings. 
As the bit significance increases, a higher probability of cor-
15 rectness and higher supply voltage may be desired to achieve 
a correct result. This results in biasing each bit (and the 
associated computing elements used to compute each bit) 
with a given supply voltage allowing for tunable energy sav-
ings and probability of correctness. In many computing units, 
20 output bit significance is correlated with output position. 
Computing units are widely used in computational sys-
tems. Computational systems can include any system that 
utilizes digital circuitry or processors to perform data 
manipulation such as, but not limited to, individual or inter-
25 connected electronic devices that compute outputs based 
upon input data and/or control signals. These computational 
systems can include personal and main frame computers, as 
well as units designed to perform specific tasks such as, but 
not limited to, signal processing, data gathering, and process 
30 control. Examples include, but are not limited to, cellular 
telephones, digital cameras, printers, televisions, and satel-
lites. Computational systems may also include circuits on the 
board or chip level such as, but not limited to, pseudo-random 
number generators, Fast Fourier Transforms, modems, and 
35 engine controls in trucks and automobiles. 
FIG. 1 is an illustration of a computing unit 110. A com-
puting unit 110 is a component that maps N inputs 120 to M 
outputs 130(N~1, M~ 1 ). A computing unit 110 is defined to 
be probabilistic if, for a given set ofinputs, each of its outputs 
40 is correct with a probability p, where p<l. For any computing 
unit 110, a computation is performed by mapping a given set 
ofN+l inputs 120 to a resulting set ofM+l outputs 130. This 
mapping of inputs 120 to outputs 130 is formed by one or 
more computing elements. In a CMOS based computing unit, 
45 computing elements would comprise transistors and gates. In 
other embodiments, computing units may be based on, but not 
limited to, switches, interconnections, and their combinations 
realized using molecular electronics and/or microelectronic 
fabrication technologies. 
The inputs and/or outputs of the computing elements col-
lectively determine the result of the computation performed. 
The significance of each input and/or output in terms of 
determining or contributing to the resulting output value may 
be different. In this sense, the significance may be determined 
(p) can result in an exponential decrease in the energy con-
sumed by this switch as discussed in "A Probabilistic CMOS 50 
Switch and its Realization by Exploiting Noise," S. Cheema-
lavagu, P. Korkmaz, K. Palem, B. Akgul, L. Chakrapani, 
Proceedings of the International Conference on Very Large 
Scale Integration of System-on-Chip (IFIP-VLSI SoC), Octo-
ber 2005, which is hereby incorporated by reference in its 
entirety. 
55 by a weight assigned to each input and/or output. In FIG. 1, 
the M+l outputs 130 of the computing unit 110 are denoted 
M, M-1, down to 0. In this representation, the most signifi-
cant bit (MSB) is represented by Mand the least significant 
bit (LSB) is represented by 0. In other embodiments, more 
Thus, a reduced fundamental energy limit for probabilistic 
switches may be achieved by permitting the outputs of the 
computing (arithmetic) elements to be incorrect, albeit with a 
well-characterized probability parameter. In order to fully 
exploit the energy savings possible by the lower fundamental 
energy limit achieved by probabilistic switches and multiple 
supply voltages, variable scaling can be applied through vari-
able biasing of computing resources, which include but are 
not limited to voltage supplies. 
Computing elements that incorporate probabilistic 
switches can be used to construct probabilistic computing 
60 that one output bit 130 may be assigned the same weight or 
significance. 
In one embodiment, the most significant bit of a computing 
unit 110 is assigned the largest weight of all bits and the least 
significant bit is assigned the smallest weight of all bits. 
65 Therefore, the inputs and/or outputs and the associated ele-
ments in a computing unit 110 are not of equal importance. 
The inputs, outputs, and computing elements associated with 
US 8,316,249 B2 
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the more significant bits have a greater impact on the compu-
tation than other those associated with the least significant 
bits. Thus, the significance or weight of the output bits 130 
can be indicated by the numeric ordering 0 through M. In 
other embodiments, bit significance may be determined 
based upon input data accuracy or round-off error of the 
computation. For example, if the input has an accuracy of 
only six bits, the output may also be considered accurate for 
only the six most significant bits. 
6 
the number of independent voltage supply sources may be 
constrained to fewer than the number of inputs or outputs in 
the computing unit 110. Thus, the computing elements asso-
ciated with more than one output bit may be provided from 
the same voltage supply. 
To apply variable scaling in embodiments were variability 
is limited, the computing elements that perform the compu-
tation for inputs and/or outputs that are similar in significance 
or weight are grouped. These groups of computing elements 
Variable scaling takes advantage of the inequality in sig-
nificance by allocating computing resources so that the com-
puting elements that have a greater impact on computation 
receive a greater share of the available computing resources. 
Variable scaling can be defined to be the application of dif-
ferent levels of computing resources and design parameters 
such as, but not limited to, supply voltage, clock rates, thresh-
old voltage, and silicon area to different computing elements 
within a computing unit. One example of variable scaling, 
namely voltage scaling, is described in "Probabilistic Arith-
metic and Energy Efficient Embedded Signal Processing," J. 
George, B. Marr, B. Akgul, and K. Pal em, Proceedings of the 
2006 International Conference on Compilers, Architecture 
and Synthesis for Embedded Systems (CASES '06), pp. 158-
168, October 2006, which is hereby incorporated by refer-
ence in its entirety. 
10 are defined to be bins and all computing elements within a bin 
are scaled to the same level. Variable scaling is then applied to 
the bins according to their relative weight or significance. In 
some embodiments, variability at the granularity of indi-
vidual inputs and outputs may be considered to have comput-
15 ing elements grouped into bins of size one, containing only a 
single computing element associated with an output bit. FIG. 
2 illustrates a computing unit 110 where each bin supplied 
with a voltage level of V dd(o)' V dd(I)' V dd(2 ), ... , V dd(M) 
contains only a single computing element 220a, 220b, 220c, 
20 220m, which are associated with output bits 0, 1, 2, ... , M, 
respectively. 
Any varying function (e.g., linear and geometric scaling) 
may be used to determine the voltage level to be supplied to 
the computing elements of a computing unit 110. In linear 
FIG. 2 is an illustration of the computing unit 110 of FIG. 
25 variable scaling, a linear equation is defined as a function of 
output bit significance or bin weight and establishes the vari-
able scaling for each bin. A general set of equations for linear 
variable scaling may be defined by: 
1 using probabilistic computing elements 220 to implement a 
ripple-carry adder 210 according to an embodiment of the 
present invention. In this embodiment, probabilistic comput-
ing elements 220 include full adders (FA) 220b, 220c, 220m 30 
and a half adder (HA) 220a. Other examples of probabilistic 
computing elements multipliers, dividers, and in general, any 
two or more blocks of computing elements communicating 
and/or connected through an interconnect. Each computing 
element 220 is provided with a voltage (V dd). In addition, 35 
each computing element 220 is associated with an output bit. 
For example, computing element 220a is associated with the 
least significant output bit, designated 0, while computing 
element 220m is associated with the most significant output 
bit, designated M. All computing elements 220 associated 40 
with an output bit are grouped together. In the embodiment of 
FIG. 2, each output bit has only one computing element 220 
associated with it. Inverters 230 may be included to provide 
isolation between different voltage levels. 
FIG. 3 illustrates a conventional voltage distribution 350 45 
for the computing elements 220 of FIG. 2 according to an 
embodiment of the present invention. The computing ele-
ments 220 associated with output bits M down to 0 are all 
supplied at a uniform voltage level 360 ofVdd(M)= . .. = 
V dd(l)=V dd(o)=2.l Volts. FIG. 4 illustrates a standard prob- 50 
ability distribution 450 for the computing elements 220 of 
FIG. 2 according to an embodiment of the present invention. 
In this embodiment, the probabilistic computing elements 
220 are all designed to operate with the same probability of 
correctness 460, for example in this illustration p=0.85. Thus, 55 
the output bits of the ripple-carry adder 210 of FIG. 2 have a 
probability of correctness of0.85. 
Variable scaling may be applied to the supply voltage lev-
els V dd of a probabilistic computing unit 110. In one embodi-
ment, among others, higher supply voltages are allocated to 60 
the portions of the computing unit 110 that perform the com-
putation for the most significant bits (MSBs) or outputs and 
lower supply voltages are allocated to the portions of the 
computing elements that perform the computations for the 
least significant bits (LSBs) or outputs. Thus, voltage scaling 65 
may depend upon the significance of the output bits. In 
another embodiment using variable supply voltage scaling, 
ScaleBin[K]=ScaleBin[K-1]+0 K-.t-0 
where Scale Base is the variable scaling base and ll is a constant 
difference in scale between bins. In the case of scaling the 
voltage level (V dd) supplied to the computing elements of a 
probabilistic computing unit 110, the voltage scaling may be 
written as a function of the output bit significance: 
vdd(K)~vdd(O)+oK K~l, 2, ... 'L 
where K indicates the numeric ordering of the output bits 
based upon their significance to the computation such that L 
indicates the MSB, 0 indicates the LSB, and the slope or 
incremental change is 
o~(Vdd(L)-Vdd(oi)IL. 
FIG. 5 illustrates a voltage distribution 550 for the com-
puting elements 220 of FIG. 2 based upon linear variable 
scaling according to an embodiment of the present invention. 
In FIG. 5, the computing elements 220 associated with output 
bits 0 to M-1 are supplied at linearly increasing voltage levels 
570 from V dd(o) to V dd(M-I)' respectively. All computing ele-
ments (e.g., element 220m) associated with output bits above 
M-1 (e.g., bit M) are supplied at a constant voltage level equal 
to V dd(M-I)· In the embodiment illustrated in FIG. 5, comput-
ing elements 220 with a higher significance or bit position are 
provided with voltage levels that are greater than the uniform 
voltage level 360 of FIG. 3 while those with lower signifi-
cance are provided with voltage levels that are less than the 
uniform voltage level 360. 
One skilled in the art would understand that incremental 
change or slope, ll, may depend on other factors such as, but 
not limited to, determination of output bit significance or 
limitations of the power supply including number of power 
supplies, maximum and minimum voltage limits, refinement 
of voltage dividers, and adjustability of voltages. For 
example, if only M-2 voltage levels are available, computing 
elements 220a and 220b associated with output bits 0 and 1, 
US 8,316,249 B2 
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respectively, can be supplied with the same voltage level 
Vdd(o)=Vdd(I)· Computing elements associated with output 
bits 2 to M-1 are supplied at linearly increasing voltage levels 
580 from V dd(2) to V dd(M-I)' with the computing element 
220m associated with output bit M supplied with the same 
voltage level as the bit M-1 element, i.e. vdd(M)=Vdd(M-l)• 
One skilled in the art understands that other variations and 
combinations can be derived from these simple non-limiting 
examples. 
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different voltage levels. Voltage division may also allow for 
adjustment of one or more of the provided voltage levels. 
Voltage adjustments may be manually controlled or automati-
cally controlled based upon a detected characteristic. For 
example, a voltage level may be adjusted based upon the level 
of detected error in the associated output bit. 
Other embodiments may utilize other computing resources 
such as, but not limited to, clock rates provided to the com-
puting elements. In general, computing units are supplied 
In geometric variable scaling, a non-linear geometric equa-
tion may be defined as a function of output bit significance or 
bin weight to establish the variable scaling for each bin of 
computing elements. An example set of equations for geo-
metric variable scaling may be defined by the geometric 
senes: 
10 with a clock rate that complies with the switching speed of all 
computing elements. Using a clock rate higher than the maxi-
mum switching speed of a switching element may generate 
errors at the output bits, reducing the correctness probability 
of the output bits. In one embodiment, clock rates provided to 
ScaleBin[K]=ScaleBin[K-l]+A ·r(K-l) K-.t-0 
15 computing elements may be associated with output probabili-
ties. In this embodiment, higher clock rates cause lower prob-
abilities of correctness while lower clock rates cause higher 
probabilities of correctness. Thus, while computing elements 
with high value information are supplied with a nominal 
where ScaleBase is the variable scaling base, A is the scale 
constant, and r is a constant ratio that defines the geometric 
rate between bins. As discussed for linear variable scaling, 
these equations can be transformed into a function or set of 
functions that can be used to determine the supplied voltage 
levels. Other embodiments may use other functions to deter-
mine variable scaling such as, but no limited to, exponential 
or logarithmic variations based upon the significance or posi-
tion of the associated output bit. Voltages may be limited to 
values that produce an acceptably high or maximum prob-
ability of correctness while minimizing power consumption. 
Alternatively, voltage supply limitations or circuit voltage 
tolerance may provide upper limits to the scaling that is 
possible or incremental voltage changes that may be utilized. 
20 clock rate, computing elements with low value information 
may be supplied with a higher clock rate. As such, the scaling 
of clock rates may depend upon the significance of the out-
puts. 
In one embodiment implementing an adder, all computing 
25 elements associated with all output bits (MSB to LSB) may be 
provided with a high clock rate, generating errors at all bit 
positions. Then, error correction may be applied to the com-
puting elements associated with the most significant outputs 
to reduce the impact of the errors. In this way, the probability 
30 of correctness for the MSBs are increased as desired. In one 
FIG. 6 illustrates a voltage distribution 650 for the com-
puting elements 220 of FIG. 2 based upon geometric variable 35 
scaling according to an embodiment of the present invention. 
In FIG. 6, the computing elements 220 associated with output 
bits 0 to 6 are supplied at geometrically increasing voltage 
levels 670 from V dd(o) to V dd(6 ), respectively. All remaining 
computing elements associated with output bits with a sig- 40 
nificance (or position) greater than bit 6 are supplied with a 
constant voltage V dd(6 ). Thus, in the embodiment illustrated 
in FIG. 6, computing elements 220 associated with output bits 
with a higher significance or bit position are provided with 
voltage levels that are greater than the uniform voltage level 45 
360 of FIG. 3 while those associated with lower significance 
are provided with voltage levels that are less than the uniform 
voltage level 360. Variations in the variable scaling base 
ScaleBase' the scale constant A, and the constant ratio r will 
change the supplied voltage levels provided to the computing 50 
elements 220 associated with the output bits. 
In addition, the transition between the voltage levels sup-
plied to the less significant output bits and the voltage level 
supplied to the bits ofhigher significance is much shorter than 
embodiment, the clock rate supplied to a computing element 
may be adjusted to within a threshold or range of a specified 
probability p. The adjustment may be performed by an opera-
tor or other means for adjustment including, but not limited 
to, computing circuitry, a computer system, or a processor 
executing code or logic. In another embodiment, scaling of 
clock rates may be accomplished using methods such as, but 
not limited to, the linear and geometric variable scaling 
described above. 
In another embodiment, variable scaling may be applied to 
the probability of correctness (p) values for a probabilistic 
computing unit. Using the same variable scaling and/or error 
correction principles discussed above, higher p values may be 
allocated to the computing elements that perform the compu-
tation for or are associated with the most significant output 
bits and lower p values are allocated to the portions of the 
computing elements that perform the computation for or are 
associated with the least significant output bits. Applying 
variable scaling to a designed probability of the computing 
elements used in a computing unit may involve design 
choices with different granularities. In some embodiments, 
error correction or variable scaling may be used to the 
designed silicon area invested or utilized in a computing 
element. 
Certain situations may necessitate design constraints that 
limit the amount of variability available for variable scaling. 
There are several design considerations that should be con-
sidered when designing a probabilistic computing element 
and/or unit. For example, a limited number of supply voltages 
in the linear scaling 570 and 580 of FIG. 5. While linear 55 
variable scaling of supply voltage shows significant improve-
ments in reducing the impact of probabilistic errors over 
non-scaled implementation of FIG. 3, geometric variable 
scaling of supply voltage shows even further increases in 
reducing the impact of probabilistic errors. 
One or more power supplies may be used to provide the 
different voltage levels provided to a computing unit 110. In 
one embodiment, individual voltage supplies provide each of 
the voltage levels V dd· In other embodiments, the voltage 
supplies may provide adjustable voltage levels. Alternatively, 65 
voltage dividers or other circuitry may be utilized to provide 
the voltage levels V dd by dividing the source voltage into the 
60 may exist; and higher design effort may be needed for opti-
mizing the allocation of multiple resources (e.g., V dd) and/or 
for addressing other circuit level limitations or problems due 
to usage of multiple voltage supply connections (e.g., the 
need for voltage level converters between computing ele-
ments having different voltage levels). 
FIG. 7 illustrates a probability distribution 750 for proba-
bilistic computing elements 220 of FIG. 2 based upon linear 
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variable scaling according to an embodiment of the present 
invention. In FIG. 7, the computing elements 220 associated 
with output bits 0 to M-1 are designed to operate with a 
linearly increasing probability of correctness 770 from p0 
through PM-1' respectively. All computing elements (e.g., 
element 220m) associated with output bits above M-1 (e.g., 
bit M) are designed to operate with a constant probability 
equal to PM-I· In the embodiment illustrated in FIG. 7, com-
puting elements 220 with a higher significance or bit position 
are designed to operate with p levels that are greater than the 
uniform probability level 460 of FIG. 4 while those with 
lower significance are designed to operate with p levels that 
are less than the uniform probability level 460. Linear scaling 
of the probability of correctness can also be limited to a group 
of the computing elements. For example, the computing ele-
ments 220 associated with output bits 3 to 7 may be designed 
to operate with a linearly increasing probability of correct-
ness 780 from p3 through p7 , respectively. Computing ele-
ments associated with output bits above or below this range 
would be designed to operate at a constant p3 or p7 , respec-
tively. Other variations and combinations can be derived 
based upon these non-limiting examples. 
FIG. 8 illustrates a probability distribution 850 for proba-
bilistic computing elements 220 of FIG. 2 based upon geo-
metric variable scaling according to an embodiment of the 
present invention. In FIG. 8, the computing elements 220 
associated with output bits 0 to 6 are designed to operate with 
a geometrically increasing probability of correctness 870 
from p0 through p6 , respectively. All remaining computing 
elements associated with output bits with a significance 
higher than that of bit 6 are designed to operate with a con-
stant probability equal to p6 . Thus, in the embodiment illus-
trated in FIG. 8, computing elements 220 associated with 
output bits with a higher significance or bit position are 
designed to operate with p levels that are greater than the 
uniform probability level 460 of FIG. 4 while those associated 
with lower significance are designed to operate with p levels 
that are less than the uniform probability level 460. Variations 
in the geometric variable scaling will change the designed 
probability levels of the computing elements 220 associated 
with the output bits. One skilled in the art understands that 
other variations and combinations can be derived from these 
simple non-limiting examples. 
In other embodiments, the probability distributions illus-
trated in FIGS. 7 and 8 may correspond directly to the prob-
ability of correctness of the output bits. In those embodi-
ments, the computing elements associated with an output bit 
(or grouped in a bin) are designed to operate such that the 
desired output bit probability is achieved. For example, each 
computing element associated with an output bit may be 
designed to operate with the same probability of correctness 
such that the cumulative effect produces the desired pro babil-
ity of the output bit. Alternatively, each computing element 
associated with an output bit may be designed to operate with 
a different p to produce the same output probability. Error 
propagation could be used to determine p for the associated 
computing elements. In addition, various combinations can 
be derived based upon these non-limiting embodiments. 
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values. Applying variable scaling to the designed threshold 
voltage of the computing elements produces similar effects as 
voltage scaling, thus reducing power consumption of the 
computing unit. Certain situations may necessitate design 
constraints that limit the amount of variability available for 
variable scaling. It should be emphasized that combinations 
of two or more of the described embodiments may be utilized 
to improve energy efficiency. For example, combinations of 
scaled voltage levels and design threshold voltages may be 
10 used to provide improvements in energy efficiency as well as 
in performance, and hence in energy-performance product, 
which is similar to energy-delay product. 
FIG. 9 is an illustration of the computing unit 110 of FIG. 
1 using probabilistic computing elements 920 to implement a 
15 ripple-carry adder 910 according to another embodiment of 
the present invention. In this embodiment, probabilistic com-
puting elements 920 associated with output bits with the same 
significance are grouped together in bins 940. Each comput-
ing element 920 in a bin 940 is provided with a voltage (V dd). 
20 For example, in FIG. 9, output bits 0 and 1 are considered to 
have the same significance, so the associated computing ele-
ments 920a are grouped together in bin 940a. Similarly, com-
puting elements 920b associated with output bits 2 and 3 are 
grouped together in bin 940b. Computing elements 920 may 
25 be grouped as a single element or as a group of multiple 
elements. In FIG. 9, bin 940g contains a single computing 
element 920g. Alternatively, in the scaling embodiment of 
FIG. 6, all computing elements associated with output bits 6 
through M could be grouped in a single bin. As in FIG. 2, 
30 inverters may be included between scaling bins to handle 
voltage transitions. 
In the embodiment of FIG. 9, each scaling bin 940 is 
provided with a separate voltage where the level for bin K is 
V dd(KJ>V dd(K-I)· Voltage levels V ddmay be determined using 
35 the linear and geometric scaling techniques described previ-
ously in relation to FI GS. 5 and 6. As the same voltage may be 
applied to computing elements 940 associated with adjacent 
bits, the voltage distribution would resemble a step function 
with different voltage levels for each step. In FIG. 9, the 
40 number of voltage levels is illustrated as M/2, however this 
number may change depending upon the significance (or bin 
grouping) of the output bits. 
FIG. 10 is a graphical representation 1090 of the relation-
ship between supplied energy and signal-to-noise ratio (SNR) 
45 gains for the ripple-carry adder 910 of FIG. 9 according to an 
embodiment of the present invention. Non-scaled, linear vari-
able scaling, and geometric variable scaling were examined. 
A constant voltage was provided to all computing elements 
920 of the ripple adder 910. At point 1090A, non-scaled 
50 voltage levels produced a SNR value of -25 dB, while con-
suming 5.3 pl of energy. Correspondingly, linear variable 
scaling of the voltage levels, denoted by point 1090B, con-
sumes 5.4 pl of energy with an SNR value of 14 dB. An 
equivalent geometric variable scaling of the voltage levels, 
55 denoted by point 1090C, consumes 5.3 pl of energy with an 
SNR value of 25 dB. 
In other embodiments, variable scaling may be applied to 
other features of the probabilistic computing elements such 60 
as, but not limited to, threshold voltage of the switches. Using 
the same variable scaling principles discussed above, com-
puting elements that perform the computation for or are asso-
ciated with the most significant outputs are designed with 
lower threshold voltage values and computing elements that 65 
perform the computation for or are associated with the least 
significant outputs are designed with higher threshold voltage 
FIG.11 is an illustration of the computing unit 110 of FIG. 
1 using probabilistic computing elements 920 to implement 
an array multiplier 1110 according to an embodiment of the 
present invention. In this embodiment, probabilistic comput-
ing elements 1120 associated with output bits with the same 
significance are grouped together in bins 1140. In this 
embodiment, each computing element 1120 in a colunm is 
associated with the output bit at the bottom of the colunm. 
Each computing element 1120 in a bin 1140 is provided with 
a voltage (V dd). For example, in FIG. 11, output bits 2 and 3 
are considered to have the same significance, so the associ-
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ated computing elements 1120b are grouped together in bin 
1140b. Similarly, output bits 0 and 1 are considered to have 
the same significance, however, for these outputs there is only 
a single computing element 1120a associated with output bits 
0 and 1. Bins 1140 may also be associated with only one 
computing element 1120 such as bin 940g associated with 
output bit M, which contains a single computing element 
920g. As in FIG. 9, inverters may be included between scaling 
bins to handle voltage transitions. 
In the embodiment of FIG. 11, each scaling bin 1140 is 
provided with a separate voltage where the level for bin K is 
V dd(KJ> V dd(K- I). Voltage levels V dd may be determined using 
the linear and geometric scaling techniques described previ-
ously in relation to FIGS. 5 and 6. As the same voltage may be 
applied to computing elements 1140 associated with adjacent 
bits, the voltage distribution would resemble a step function 
with different voltage levels for each step. In FIG. 11, the 
number of voltage levels is illustrated as M/2, however this 
number may change depending upon the significance (or bin 
grouping) of the output bits. 
FIG. 12 is a graphical representation 1290 of the relation-
ship between supplied energy and signal-to-noise ratio (SNR) 
gains for the array multiplier 1110 of FIG. 11 according to an 
embodiment of the present invention. Non-scaled, linear vari-
able scaling, and geometric variable scaling were examined. 
A constant voltage was provided to all computing elements 
1120 of the array multiplier 1110.Atpoint 1290A, non-scaled 
voltage levels produced a SNR value of 1 dB, while consum-
ing 115 .8 pJ of energy. Correspondingly, linear variable scal-
ing of the voltage levels, denoted by point 1290B, consumes 
110.0pJ ofenergywithanSNR valueof36 dB. An equivalent 
geometric variable scaling of the voltage levels, denoted by 
point 1290C, consumes 109 .6 pl of energy with an SNR value 
of 50.86 dB. 
Another embodiment, among others, includes a method, 
comprising: receiving a plurality of computing resource lev-
els; and providing one of the plurality of computing resource 
levels to each of a plurality of computing elements, each 
computing element having an associated output, the provided 
voltage level based upon associated output significance. The 
computing resource levels may be voltage levels. The lowest 
voltage level may be provided to the computing elements 
associated with the output with least significance. The com-
puting resource levels may be clock rates. The associated 
outputs may be ordered from least significant (LS) to most 
significant (MS). The provided computing resource level may 
be based upon a function of associated output significance. 
The provided computing resource level may be based upon a 
geometric scaling function of associated output significance. 
The same computing resource level may be provided to each 
computing element associated with a group of outputs. Each 
computing resource level may be received from a separate 
source. The computing resource level of at least one separate 
source may be adjustable. Receiving a plurality of computing 
resource levels may comprise: receiving a computing 
resource from a source; and dividing the received computing 
resource into the plurality of computing resource levels. At 
least one of the plurality of computing resource levels may be 
adjustable. The method may further comprise providing a 
different computing resource level to at least one of the plu-
rality of computing elements. 
Another embodiment, among others, includes a computing 
unit, comprising: means for receiving a plurality of comput-
ing resource levels; and means for providing one of the plu-
rality of computing resource levels to each of a plurality of 
computing elements, each computing element having an 
associated output, the provided computing resource level 
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based upon associated output significance. The computing 
resource levels may be voltage levels. The highest voltage 
level may be provided to the computing elements associated 
with the output with most significance. The computing 
resource levels may be clock rates. The associated outputs 
may be ordered from least significant (LS) to most significant 
(MS). The provided computing resource level may be based 
upon a function of associated output significance. The same 
computing resource level may be provided to each computing 
10 element associated with a group of outputs. The means for 
receiving a plurality of computing resource levels may com-
prise: means for receiving a computing resource from a 
source; and means for dividing the received computing 
resource into the plurality of computing resource levels. The 
15 computing unit may further comprise means for adjusting at 
least one of the plurality of computing resource levels. The 
computing unit may further comprise means for providing a 
different computing resource level to at least one of the plu-
rality of computing elements. 
20 Another embodiment, among others, includes a computa-
tional system, comprising a computing unit configured to: 
receive a plurality of computing resource levels; and provide 
one of the plurality of computing resource levels to each of a 
plurality of computing elements, each computing element 
25 having an associated output, the provided computing 
resource level based upon associated output significance. The 
computing resource levels may be voltage levels. The com-
puting resource levels may be clock rates. The associated 
outputs may be ordered from least significant (LS) to most 
30 significant (MS). The provided computing resource level may 
be based upon a function of associated output significance. 
The same computing resource level may be provided to each 
computing element associated with a group of outputs. The 
computational system may further comprise a supply config-
35 ured to provide at least one of the plurality of computing 
resource levels. The supply may be further configured to 
adjust the at least one computing resource level. The at least 
one computing resource level may be adjusted based upon 
detected output error. The computational system may further 
40 comprise a second supply configured to provide a second of 
the plurality of computing resource levels. 
Another embodiment, among others, includes a computing 
unit, comprising: a plurality of unit outputs, each unit output 
having a corresponding significance; and a plurality of com-
45 puting elements, each computing element associated with 
one of the plurality of unit outputs, each computing element 
configured to provide an element output with a probability of 
correctness based upon the significance of the associated unit 
output. The unit outputs may be ordered from least significant 
50 (LS) to most significant (MS). The probability of correctness 
may be based upon a function of associated output signifi-
cance. At least one of the computing elements may be con-
figured with a threshold voltage such that the element output 
is provided with a probability of correctness based upon the 
55 significance of the associated unit output. Each computing 
element associated with the unit output may be configured 
with the threshold voltage. A group of the plurality of unit 
outputs may have the same corresponding significance. Each 
computing element associated with the group of unit outputs 
60 may be configured with a threshold voltage such that the 
element output is provided with a probability of correctness 
based upon the significance of the associated unit output. 
Another embodiment, among others, includes a computa-
tional system, comprising: a computing unit comprising: a 
65 plurality of unit outputs, each unit output having a corre-
sponding significance; and a plurality of computing elements, 
each computing element associated with one of the plurality 
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of unit outputs, each computing element configured to pro-
vide an element output with a probability of correctness based 
upon the significance of the associated unit output. 
Another embodiment, among others, includes a method, 
comprising: receiving a plurality of voltage levels; and pro-
viding one of the plurality of voltage levels to each of a 
plurality of computing elements, each computing element 
having an associated output, the provided voltage level based 
upon associated output significance. The associated outputs 
may be ordered from least significant (LS) to most significant 
(MS). The provided voltage level may be based upon a func-
tion of associated output significance. The lowest voltage 
level may be provided to the computing elements associated 
with the LS output. The provided voltage level may be based 
upon a geometric scaling function of associated output sig-
nificance. The same voltage level may be provided to each 
computing element associated with a group of outputs. Each 
voltage level may be received from a separate voltage source. 
The voltage level of at least one separate voltage source may 
be adjustable. Receiving a plurality of voltage levels may 
comprise: receiving a source voltage; and dividing the source 
voltage into the plurality of voltage levels. At least one of the 
plurality of voltage levels may be adjustable. The method 
may further comprise providing a different voltage level to at 
least one of the plurality of computing elements. 
Another embodiment, among others, includes a computing 
unit, comprising: means for receiving a plurality of voltage 
levels; and means for providing one of the plurality of voltage 
levels to each of a plurality of computing elements, each 
computing element having an associated output, the provided 
voltage level based upon associated output significance. The 
associated outputs may be ordered from least significant (LS) 
to most significant (MS). The highest voltage level may be 
provided to the computing elements associated with the MS 
output. The provided voltage level may be based upon a 
function of associated output significance. The same voltage 
level may be provided to each computing element associated 
with a group of outputs. The means for receiving a plurality of 
voltage levels may comprise: means for receiving a source 
voltage; and means for dividing the source voltage into the 
plurality of voltage levels. The computing unit may further 
comprise means for adjusting at least one of the plurality of 
voltage levels. The computing unit may further comprise 
means for providing a different voltage level to at least one of 
the plurality of computing elements. 
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puting elements, each computing element associated with 
one of the plurality of output, each computing element con-
figured to provide an element output with a probability of 
correctness based upon the significance of the associated unit 
output. The unit outputs may be ordered from least significant 
(LS) to most significant (MS). The probability of correctness 
may be based upon a function of associated output signifi-
cance. A threshold voltage of at least one of the computing 
elements may be configured to provide an element output 
10 with a probability of correctness based upon the significance 
of the associated unit output. The threshold voltage of each 
computing element associated with the unit output may be 
configured to provide an element output with the same prob-
ability of correctness. A group of the plurality ofunit outputs 
15 may have the same corresponding significance. The threshold 
voltage of each computing element associated with the group 
of unit outputs may be configured to provide an element 
output with the same probability of correctness based upon 
the significance of the group of unit outputs. Each computing 
20 element associated with one of the plurality of output may be 
configured to provide an element output with the same prob-
ability of correctness. 
Another embodiment, among others, includes a computa-
tional system, comprising a computing unit configured to: 
25 receive a plurality of clock rates; and provide one of the 
plurality of clock rates to each of a plurality of computing 
elements, each computing element having an associated out-
put, the provided clock rate based upon associated output 
significance. The associated outputs may be ordered from 
30 least significant (LS) to most significant (MS). The provided 
clock rate may be based upon a function of associated output 
significance. The same clock rate may be provided to each 
computing element associated with a group of outputs. The 
computational system may further comprise a system clock 
35 configured to provide at least one of the plurality of clock 
rates. The computational system may further comprise a sec-
ond system clock configured to provide a second of the plu-
rality of clock rates. 
It should be emphasized that the above-described embodi-
40 ments of the present invention are merely possible examples 
ofimplementations, merely set forth for a clear understanding 
of the principles of the invention. Many variations and modi-
fications may be made to the above-described embodiment(s) 
of the invention without departing substantially from the 
45 spirit and principles of the invention. Included in this are 
combinations of two or more of the energy saving embodi-
ments described above. All such modifications and variations 
are intended to be included herein within the scope of this 
Another embodiment, among others, includes a computa-
tional system, comprising a computing unit configured to: 
receive a plurality of voltage levels; and provide one of the 
plurality of voltage levels to each of a plurality of computing 
elements, each computing element having an associated out- 50 
put, the provided voltage level based upon associated output 
significance. The associated outputs may be ordered from 
least significant (LS) to most significant (MS). The provided 
voltage level may be based upon a function of associated 
output significance. The same voltage level may be provided 55 
to each computing element associated with a group of out-
puts. The computational system may further comprise a 
power supply configured to provide at least one of the plural-
disclosure and the present invention and protected by the 
following claims. In addition, although dependent claims are 
delineated herein as depending from specific independent or 
intermediate claims, it is understood that any claim recited 
herein may be multiply dependent such that any claim may 
depend from two or more claims, or comprise a combination 
of any two or more claims. 
Therefore, having thus described the invention, at least the 
following is claimed: 
ity of voltage levels. The power supply may be further con-
figured to adjust the at least one voltage level. The at least one 60 
voltage level may be adjusted based upon detected output 
error. The computational system may further comprise a sec-
ond power supply configured to provide a second of the 
plurality of voltage levels. 
Another embodiment, among others, includes a computing 65 
unit, comprising: a plurality of unit outputs, each unit output 
having a corresponding significance; and a plurality of com-
1. A method, comprising: 
receiving a plurality of computing resource levels, each 
computing resource level sufficient to enable operation 
of a computing element; 
providing one of the plurality of computing resource levels 
to each of a plurality of computing elements, each com-
puting element having an associated output, the pro-
vided computing resource level based upon associated 
output significance; and 
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outputting the output by each of the computing elements 
with a probability of correctness based upon the pro-
vided computing resource levels. 
2. The method of claim 1, wherein the computing resource 
levels are clock rates. 
16 
11. The computing unit of claim 10, wherein the computing 
resource levels are clock rates. 
12. The computational system of claim 10, wherein the 
associated output bits are ordered from least significant (LS) 
to most significant (MS). 
13. The computational system of claim 10, wherein the 
provided computing resource level is based upon a function 
of associated output bit significance. 
3. The method of claim 1, wherein the associated outputs 
are ordered from least significant (LS) to most significant 
(MS). 
4. The method of claim 3, wherein the provided computing 
resource level is based upon a function of associated output 
significance. 
14. The computational system of claim 10, wherein the 
1 o same computing resource level is provided to each computing 
element associated with a group of output bits. 
5. The meth~d of claim 4, wherein the provided computing 
resource level 1s based upon a geometric scaling function of 
associated output significance. 
6. The method of claim 1, wherein the same computing 15 
resource level is provided to each computing element associ-
ated with a group of outputs. 
7. The method of claim 1, wherein each computing 
resource level is received from a separate source. 
8. The method of claim 7, wherein the computing resource 20 
level of at least one separate source is adjustable. 
9. Th~ method of claim 1, wherein receiving a plurality of 
computmg resource levels comprises: 
receiving a computing resource from a source; and 
dividing the received computing resource into the plurality 25 
of computing resource levels. 
15. The computational system of claim 10, further com-
prising a supply configured to provide at least one of the 
plurality of computing resource levels. 
16. A computing unit, comprising: 
a plurality of unit outputs, each unit output having a corre-
sponding significance; and 
a plurality of computing elements, each computing ele-
ment associated with one of the plurality of unit outputs, 
each computing element configured to receive a com-
puting resource level based upon the significance of the 
associated unit output and to provide an element output 
with a probability of correctness based upon the received 
computing resource level. 
17. The computing unit of claim 16, wherein the unit out-
puts are ordered from least significant (LS) to most significant 
(MS). 10. A computational system, comprising a computing unit 
configured to: 
receive a plurality of computing resource levels, each com-
puting resource level sufficient to enable operation of a 
computing element; 
18. The computing unit of claim 16, wherein the probabil-
ity of correctness is based upon a function of associated 
30 output significance. 
provide one of the plurality of computing resource levels to 
~ach of a plurality of computing elements, each comput-
mg element having an associated output bit, the pro-
vided computing resource level based upon associated 
output bit significance; and 
outputting the output bit by each of the computing ele-
ments with a probability of correctness based upon the 
provided computing resource levels. 
19. The computing unit of claim 16, wherein at least one of 
the computing elements is configured with a threshold volt-
age such that the element output is provided with a probability 
of correctness based upon the significance of the associated 
35 unit output. 
. 20. The computing unit of claim 19, wherein each comput-
mg element associated with the unit output is configured with 
the threshold voltage. 
* * * * * 
